




JW2 DIS (14") Intel Chief River Platform Block Diagram 01







Ivy Bridge Processor (DDR3)



POWER



POWER




Layout note: need routing together and ALERT need between CLK and DATA.

Place PU res

SVID_CLK

SVID DATA

SVID ALERT




CPU VDDQ




PROJECT : JW2
Quanta Computer Inc.

Size Custom	Document Number Processor 3/4 (Power)	Rev A
Date: Wednesday, November 02, 2011 Sheet 4 of 40		




	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training

 NB5	PROJECT : JW2 Quanta Computer Inc.		
	Size Custom	Document Number Processor 4/4 (Ground)	Rev A
Date: Wednesday, November 02 2011 Sheet		5 of	40


Cougar Point/Panther Point (DMI,FDI,PM)

Cougar Point/Panther Point (LVDS,DDI)

06



07



ODD (SATA1 6Gb/s)

Green CLK Circuitry

For UMA : SLG3NB244
For DIS : SLG3NB274
Footprint Apply

30mils



G7421 | *18P/50V 4 RTG X1

Y8
*32.768KHZ

C741 *18P/50V_4 RTC_X2

21. CONCLUSION:

P)	PCH SPI ROM(CLG)
Q)	

+3V

U32

CE#
SCK
SI

SO HOLD# 7 R708 3.3K_4

WP# VSS
SPI Flash Socket
C808
0.1U/10V_4

Figure 1. Schematic diagram of the experimental setup.

[36,38,40]

SUBJECT : JW2

Quanta Computer Inc.


Document Number PCH 2/6 (HDA/RTC/SATA/SPI)	Rev A
--	-----------------

Wednesday, November 02, 2011 | Sheet 7 of 40

Vender	Size	P/N
--------	------	-----

EON	4MB	AKE39FN0Q00 (EN25F32-100HIP)
Winbond	4MB	AKE391P0N00 (W25Q32BVSSIG)

PCH SPI ROM(CLG)




PROJECT : JW2
Quanta Computer Inc.


Size Custom	Document Number PCH 2/6 (HDA/RTC/SATA/SPI)	Rev A
Date: Wednesday, November 03, 2011 Sheet 7 of 40		

Date: Wednesday, November 02, 2011 Sheet 7 of 40


PCI/USBOC# Pull-up(CLG)




USB3.0




PLTRST#(CLG)




Cougar Point-M/Panther Point (PCI,USB,NVRAM)




SMBus/Pull-up(CLG)



CLK REQ/Strap Pin(CLG)




Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)




Chief River BOARD ID SETTING

BOARD_ID0	GPIO44	MODEL BIT0
BOARD_ID1	GPIO71	MODEL BIT1
BOARD_ID2	GPIO46	MODEL BIT2
BOARD_ID3	GPIO34	MODEL BIT3
BOARD_ID4	GPIO35	No Dolby=0, Dolby=1
BOARD_ID5	GPIO69	Reserve and pull low
DGPU_PRSTNT#	GPIO39	Reserve and pull low
DGPU_OPT_DIS#	GPIO70	Optimus=0, Dis only=1








20110816 Define BRD_ID[3:0]




MFG-TEST




GPIO Pull-up/Pull-down(CLG)




Cougar Point/Panther Point (POWER)




Cougar Point/Panther Point (POWER)





Cougar Point/Panther Point (GND)




Cougar Point/Panther Point (GND)










Net name	N13M-GE2	N13P-GS (QS)
ROM_SI		
ROM_SO	PD 10K	PU 5K
ROM_SCLK	PD 15K	PD 10K
STRAP0	PU 45K	PU 45K
STRAP1	PD 35K	PD 35K
STRAP2	PU 15K	PD 15K
STRAP3	UN-STUFF	PD 5K
STRAP4	UN-STUFF	PD 10K

For N13M-GE2
ROM_SO PD 10K
ROM_SCLK PD 15K

For N13M-GS (QS)
STRAP3 PD 5K
STRAP4 PD 10K
ROM_SCLK PD 10K

N13M-GE2-A1 ID:0X0DEA
N13P-GS ID:0X0FD2

+3V_GFX




Logical Strap Bit Mapping

	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

Default: Hynix VRAM

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	1001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0011
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	0111
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	XXXX
STRAP4	RESERVED	PCI SPEED CHANGE GEN3	PCI_MAX SPEED	DP_PLL_VDD33	XXXX



	N13M-GE2	N13P-GS
Ra	Un-Stuff	Stuff
Qa	Stuff	Un-Stuff

For N13M-GE2, N13M-GS (QS)
Default : 2G Samsung


VRAM Configuration Table

ROM_SI
1G Hynix 64Mx16 -->15K PD
1G Samsung 64Mx16 -->20K PD
2G Hynix 128Mx16 -->35K PD
2G Samsung 128Mx16 -->45K PD

GPIO ASSIGNMENTS

GPIO	I/O	PIN	USAGE
0	OUT	GPU_VID4	GPU CORE_VDD VID4
1	OUT	GPU_VID3	GPU CORE_VDD VID3
2	OUT	LCD_BL_PWM	LCD BACKLIGHT PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	GPU_VID1	GPU CORE_VDD VID1
6	OUT	GPU_VID2	GPU CORE_VDD VID2
7	OUT	3D VISION	3D VISION LEFT/RIGHT VISION
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM VREF	MEMORY VREF CONTROL
11	OUT	GPU_VID0	GPU CORE_VDD VID0
12	IN	PWR_LEVEL	Power Detect ,HIGH=AC, LOW=DC
13	OUT	GPU_VID5	GPU CORE_VDD VID5
14	IN	HPD_AB	HOT PLUG DETECT FOR IFPAB
15	IN	HPD_C	HOT PLUG DETECT FOR IFPC
16	OUT	MEM VDD	MEMORY VDD CONTROL
17	IN	HPD_D	HOT PLUG DETECT FOR IFPD
18	IN	HPD_E	HOT PLUG DETECT FOR IFPE
19	IN	HPD_F	HOT PLUG DETECT FOR IFPF
20/21		RESERVE	

GFx SMBus Isolation



11/8 change for GPU temp detect

	N13M-GE2	N13P-GS
Stuff Rc		Un-stuff Rc



PROJECT : JW2
Quanta Computer Inc.

Size Custom Document Number
DGPU 4/5 (MIO/GPIO)


Date: Wednesday, November 02, 2011 Sheet

17of 40

900MHz VRAM size:
 Samsung 64Mx16, P/N = AKD5EGGT500
 Samsung 128Mx16, P/N = AKD5MGWT500
 Hynix 64Mx16, P/N = AKD5LZWTW02
 Hynix 128Mx16, P/N = AKD5MGWTW00

[15] VMA_DQ[63..0]
 [15] VMA_DM[7..0]
 [15] VMA_WDQS[7..0]
 [15] VMA_RDQS[7..0]

CHANNEL A: 256MB/512MB DDR3




Fermi : Change to 160 ohm
 1 : CS11602JB00 ,RES CHIP 160 1/16W +-5%(0402)
 2 : CS11622PB07 ,RES CHIP 162 1/16W +-1%(0402)

Fermi : Change to 160 ohm
 1 : CS11602JB00 ,RES CHIP 160 1/16W +-5%(0402)
 2 : CS11622PB07 ,RES CHIP 162 1/16W +-1%(0402)

[15] VMC_DQ[63:0]
[15] VMC_DM[7:0]
[15] VMC_WDQS[7:0]
[15] VMC_RDQS[7:0]

CHANNEL B: 256MB/512MB DDR3



Should be 240 Ohms $\pm 1\%$

VMC_CLK0

R5184


162/F_4

VMC_CLK0#

Fermi : Change to 160 ohm

1 : CS11602JB00 ,RES CHIP 160 1/16W $\pm 5\%$ (0402)

2 : CS11622FB07 ,RES CHIP 162 1/16W $\pm 1\%$ (0402)



Should be 240 Ohms $\pm 1\%$

VMC_CLK1

R5185



162/F_4

VMC_CLK1#

Fermi : Change to 160 ohm

1 : CS11602JB00 ,RES CHIP 160 1/16W $\pm 5\%$ (0402)

2 : CS11622FB07 ,RES CHIP 162 1/16W $\pm 1\%$ (0402)



[15] FBC_CMD17

[15] FBC_CMD1

TP2023

TP2024

900MHz VRAM size:




Samsung 64Mx16, P/N = AKD5EGGT500

Samsung 128Mx16, P/N = AKD5MGWT500




Hynix 64Mx16, P/N = AKD5LZWTW02

Hynix 128Mx16, P/N = AKD5MGWTW00


CRT PORT




HDMI SMBus Isolation




EMI Solution




HDMI PORT






Internal Speaker




9/19 Modify Conn from 16pin to 18pin for footprint



PROJECT : JW2
Quanta Computer Inc.


Size	Document Number	Rev/D
Custom	Audio Codec (Realtek_ALC269)	A
Date: Wednesday, November 02, 2011	Sheet 23 of 40	

[2,6,7,8,9,10,12,13,14,18,21,22,24,25,27,28,29,34,36,38,40] +3V
 [7,10,21,22,27,28,40] +5V
 [10,26,31,32,33,34,35,36,38,39,40] +5VS5




0811 DEL ESD Solution CO-lay

Keyboard Connector



Charger USB




CTL1	CTL2	CTL3	TPS2540 Control Truth Table
0	0	0	Out Discharge, Power switch OFF
0	X	1	Dedicated charging port, auto-detect
X	1	0	Standard downstream port, USB 2.0
1	1	1	Charging downstream port, BC1.2 (draft), (CDP)

LGE SPEC	S0/S3	S4/S5
	AC Mode	DC Mode
change mode	CDP	DCP
user define and wake up	SDP	OFF


[2,6,7,8,9,10,12,13,14,18,21,22,23,24,25,27,28,29,34,36,38,40] +3V

[10,23,31,32,33,34,35,36,38,39,40] +5VS5

[7,21,27,28,29,30,31] +3VPCU




USB3.0 X 2/USB2.0 COMBO USB 3.0





USB CHARGER OPTION

U5002	Ra	Rb	Rc
STUFF	UNSTUFF	UNSTUFF	UNSTUFF
UNSTUFF	STUFF	STUFF	STUFF




USB 3.0




 NB5	PROJECT : JW2		
	Quanta Computer Inc.		
	Size Custom	Document Number USB 3.0/KEY Connector	Rev A
	Date: Wednesday, November 02, 2011	Sheet 26of	40

**Mini Card
WLAN/BT(Optional)**


EC debug pin




Support Wake Function(Reserve)



Mini Card Reset



Avoid leakage issue



LGE mini-pcie power status


WLAN	Bluetooth	+3V_WLAN_
Radio-ON	Radio-ON	Power-ON
Radio-ON	Radio-OFF	Power-ON
Radio-OFF	Radio-ON	Power-ON
Radio-OFF	Radio-OFF	Power-OFF

For EMI Suggestion




LED Status

9/1 Change LED from stand up to lie down



PIN19,51



9/4 Intel COMBO card control circuit


- 1.add R1001,R1002,Q1001
- 2.add net name"INT BT COMBO EN#" -> "INT BT OFF#"




PROJECT : JW2
Quanta Computer Inc.

Size Custom	Document Number Audio Codec (Realtek_ALC269)	Rev/ A
Date: Wednesday, November 02, 2011 Sheet 27 of 40		

Power Button Connector




CPU FAN




Touch Pad Connector

B-stage change footprint to BL121-12R-TAND-12P-L



SATA HDD Connector




Finger Print Connector


SATA ODD Connector

0812 ODD ZERO PWR DEL

20110818 ODD_PRSENT DEL




Capacity module Connector









PROJECT : JW2
Quanta Computer Inc.

Size	Document Number	Rev/D
Custom	SATA HDD/ODD/MSATA CONN	A
Date: Wednesday, November 02, 2011 Sheet		28 of 40





20110818
RTC XTAL DEL



SPI FLASH

NON-IAMT	1MB
iAMT	8MB




PROJECT : JW2
Quanta Computer Inc.

Size Custom Document Number Embedded Controller (ITE_IT8518) Rev/D A


Date: Wednesday, November 02, 2011 Sheet 29 of 40

Platform

Platform	ADC
JW2	0V
TWC	0.75V
SW6C	1.5V
CB3	2.25V
CB4	3V




TOP_DC_JACK
90W/4.75A





[21,31,32,34,36,37,39,40] +VIN
[40] +VAD
[40] +VH2B
[40] +VAD_1
[7,21,26,27,28,29,31] +3VPCU


DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+15V_ALW





[21,30,32,34,36,37,39,40] +VIN
 [6,7,8,9,10,29,34,35,37,40] +3VSS
 [10,23,26,32,33,34,35,36,38,39,40] +5VSS
 [7,21,26,27,28,29,30] +3VPCU














[2,4,12,13,32] +1.5VSUS
 [6,7,8,9,10,29,31,34,35,40] +3VS5
 [7,14,16,17,18,36] +3V_GFX
 [15,18,19,20] +1.5V_GFX
 [14,15,16,18] +1.05V_GFX
 [40] +12VALW
 [2,4,6,7,8,10,29,34,38] +1.05V



PROJECT : JW2
 Quanta Computer Inc.

Size Custom	Document Number +VGA POWER	Rev/D A
Date: Wednesday, November 02, 2011 Sheet 37 of 40		

